#acupoftea - mail.ontime-ae.com

System	:	Linux server1.ontime-gulf.com 4.18.0-553.5.1.el8_10.x86_64 #1 SMP Wed Jun 5 09:12:13 EDT 2024 x86_64
Software	:	Apache
Server	:	162.0.230.206
Domains	:	40 Domain
Permission	:	[ drwxr-xr-x ]
	:	/ usr / include / drm /

216.73.216.6

Home

File drm_sarea.h

/**
 * \file drm_sarea.h
 * \brief SAREA definitions
 *
 * \author Michel Dänzer <michel@daenzer.net>
 */

/*
 * Copyright 2002 Tungsten Graphics, Inc., Cedar Park, Texas.
 * All Rights Reserved.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice (including the next
 * paragraph) shall be included in all copies or substantial portions of the
 * Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
 */

#ifndef _DRM_SAREA_H_
#define _DRM_SAREA_H_

#include "drm.h"

#if defined(__cplusplus)
extern "C" {
#endif

/* SAREA area needs to be at least a page */
#if defined(__alpha__)
#define SAREA_MAX                       0x2000U
#elif defined(__mips__)
#define SAREA_MAX                       0x4000U
#elif defined(__ia64__)
#define SAREA_MAX                       0x10000U	/* 64kB */
#else
/* Intel 830M driver needs at least 8k SAREA */
#define SAREA_MAX                       0x2000U
#endif

/** Maximum number of drawables in the SAREA */
#define SAREA_MAX_DRAWABLES		256

#define SAREA_DRAWABLE_CLAIMED_ENTRY    0x80000000

/** SAREA drawable */
struct drm_sarea_drawable {
	unsigned int stamp;
	unsigned int flags;
};

/** SAREA frame */
struct drm_sarea_frame {
	unsigned int x;
	unsigned int y;
	unsigned int width;
	unsigned int height;
	unsigned int fullscreen;
};

/** SAREA */
struct drm_sarea {
    /** first thing is always the DRM locking structure */
	struct drm_hw_lock lock;
    /** \todo Use readers/writer lock for drm_sarea::drawable_lock */
	struct drm_hw_lock drawable_lock;
	struct drm_sarea_drawable drawableTable[SAREA_MAX_DRAWABLES];	/**< drawables */
	struct drm_sarea_frame frame;	/**< frame */
	drm_context_t dummy_context;
};

typedef struct drm_sarea_drawable drm_sarea_drawable_t;
typedef struct drm_sarea_frame drm_sarea_frame_t;
typedef struct drm_sarea drm_sarea_t;

#if defined(__cplusplus)
}
#endif

#endif				/* _DRM_SAREA_H_ */

Name	Type	Size	Permission	Last Modified	Actions
.	DIR	-	drwxr-xr-x	2025-10-28 10:57:27
..	DIR	-	drwxr-xr-x	2025-10-28 10:57:27
amdgpu_drm.h	text/x-c	36.54 KB	-rw-r--r--	2025-10-27 03:42:51
armada_drm.h	text/x-c	1.18 KB	-rw-r--r--	2025-10-27 03:42:51
drm.h	text/x-c	36.89 KB	-rw-r--r--	2025-10-27 03:42:51
drm_fourcc.h	text/x-c	65.03 KB	-rw-r--r--	2025-10-27 03:42:51
drm_mode.h	text/x-c	38.86 KB	-rw-r--r--	2025-10-27 03:42:51
drm_sarea.h	text/x-c	2.72 KB	-rw-r--r--	2025-10-27 03:42:51
etnaviv_drm.h	text/x-c	11.71 KB	-rw-r--r--	2025-10-27 03:42:51
exynos_drm.h	text/x-c	10.87 KB	-rw-r--r--	2025-10-27 03:42:51
habanalabs_accel.h	text/x-c	74.34 KB	-rw-r--r--	2025-10-27 03:42:51
i915_drm.h	text/x-c	122.14 KB	-rw-r--r--	2025-10-27 03:42:51
ivpu_accel.h	text/x-c	8.21 KB	-rw-r--r--	2025-10-27 03:42:51
lima_drm.h	text/x-c	4.93 KB	-rw-r--r--	2025-10-27 03:42:51
msm_drm.h	text/x-c	15.58 KB	-rw-r--r--	2025-10-27 03:42:51
nouveau_drm.h	text/x-c	6.48 KB	-rw-r--r--	2025-10-27 03:42:51
omap_drm.h	text/x-c	3.93 KB	-rw-r--r--	2025-10-27 03:42:51
panfrost_drm.h	text/x-c	8.25 KB	-rw-r--r--	2025-10-27 03:42:51
qxl_drm.h	text/x-c	4.03 KB	-rw-r--r--	2025-10-27 03:42:51
radeon_drm.h	text/x-c	37.34 KB	-rw-r--r--	2025-10-27 03:42:51
tegra_drm.h	text/x-c	21.13 KB	-rw-r--r--	2025-10-27 03:42:51
v3d_drm.h	text/x-c	14.55 KB	-rw-r--r--	2025-10-27 03:42:51
vc4_drm.h	text/x-c	14.12 KB	-rw-r--r--	2025-10-27 03:42:51
vgem_drm.h	text/x-c	1.92 KB	-rw-r--r--	2025-10-27 03:42:51
virtgpu_drm.h	text/x-c	7.17 KB	-rw-r--r--	2025-10-27 03:42:51
vmwgfx_drm.h	text/x-c	36.6 KB	-rw-r--r--	2025-10-27 03:42:51

~ ACUPOFTEA - mail.ontime-ae.com